We investigated the effect of device configuration on the light-induced negative bias thermal instability of gallium indium zinc oxide transistors. The V th of back-channel-etch ͑BCE͒-type transistors shifted by Ϫ3.5 V, and the subthreshold gate swing ͑SS͒ increased from 0.88 to 1.38 V/decade after negative bias illumination temperature stress for 3 h. However, etch-stopper-type devices exhibited small V th shifts of Ϫ0.8 V without degradation in the SS value. It is believed that the inferior instability of the BCE device is associated with the formation of an interfacial molybdenum ͑Mo͒ oxychloride layer, which occurs in the course of dry etching Mo using Cl 2 /O 2 for source/drain patterning. © 2010 The Electrochemical Society. ͓DOI: 10.1149/1.3381023͔ All rights reserved.
Recently, gallium indium zinc oxide ͑GIZO͒ thin film transistors ͑TFTs͒ have been intensively studied to promote their implementation into backplane electronics of active-matrix liquid crystal displays ͑AM-LCDs͒. The major advantages of GIZO TFTs to conventional amorphous Si ͑a-Si͒ TFTs involve their higher field-effect mobility ͑ϳ10 cm 2 /V s͒ and low temperature process capability ͑Ͻ300°C͒ as well as their transparency in the visible region due to the wide bandgap ͑ϳ3.2 eV͒ of GIZO. 1, 2 Present a-Si TFT technology adopts bottom-gate TFT structures of back-channel-etch ͑BCE͒-type because such a configuration requires a relatively simple fabrication procedure and thus has the merit of low cost. 3 Such a BCE structure would ideally be most desirable for the realization of GIZO TFTs, compared to a process that involves the formation of an etch stopper ͑ES͒ layer that protects the channel during the source/drain etch process. However, former studies report that the GIZO back surface is vulnerable to plasma damage when dry-etch processes are used for source/drain ͑S/D͒ formation, which results in undesired carrier trap generation in the exposed channel surface. Another detrimental effect of plasma damage is the induction of a conductive channel back surface owing to the apparent increase in oxygen vacancy concentration. [4] [5] [6] To avoid these unfavorable consequences of dry etching, using an ES layer to protect the channel may be a better solution for the fabrication of pristine TFT devices.
Because the switching transistors of AM-LCD devices are always subjected to light exposure and pulsed gate voltage stress during operation, systematic investigations on their stability under negative bias illumination thermal stress ͑NBTIS͒ are necessary to guarantee their application into viable products.
In this article, we report the influence of the device structure on the light-induced negative bias thermal instability ͑NBTI͒ of GIZO TFTs. The bottom-gate structures of BCE and ES types were fabricated and compared in terms of the light-induced NBTI. The stability of the BCE-type device under the NBTIS condition is inferior to that of the ES-type device, which may be attributed to the formation of an unfavorable interfacial layer ͑such as MoO x Cl y ͒ between the GIZO channel and the SiO x passivation during the dry-etching process of the Mo S/D electrode.
Experimental
Two kinds of bottom-gate gallium indium zinc oxide TFTs were fabricated as follows: first, sputter-deposited Mo was patterned by photolithography and subsequent wet etching on glass substrates to form the gate. Then, 400 nm thick SiO x gate insulator films were deposited by plasma-enhanced chemical vapor deposition ͑PECVD͒. Next, 70 nm thick amorphous indium gallium zinc oxide ͑a-IGZO͒ layers were grown by radio-frequency sputtering and patterned by photolithography and wet etching. In the BCE structure, the S/D patterns were formed by dc-sputtering Mo, followed by photolithography, and reactive ion etching ͑RIE͒ using Cl 2 /O 2 chemistry. However, in the ES structures, 200 nm thick SiO x films were grown by PECVD and patterned by dry etching before depositing the Mo S/D electrode. After patterning the S/D on both devices, 200 nm thick SiO x was deposited as a passivation layer by PECVD. The schematic cross sections of bottom-gate TFTs with ͑a͒ BCE and ͑b͒ ES configurations are shown in Fig. 1 . Finally, the sample was annealed in air at 200°C for 1 h. The electrical characterization of a-IGZO TFTs was carried out using a Keithley 4200-SCS parameter analyzer, which is composed of a heating stage and a halogen lamp. A white light of a halogen lamp was used as the photon source. The experiments were performed in a N 2 glove box to eliminate the influence of oxygen molecules or moisture on the bias stability of the devices. Figure 2a and b shows the evolution of the transfer curve as a function of the applied negative bias illumination temperature stress ͑NBITS͒ time for the BCE and ES structures, respectively. The devices were stressed under the following conditions: the V GS and V SD were fixed to Ϫ20 and 10 V, respectively, at a measurement temperature of 60°C. During the stress evaluation, the illuminance on the device surface and the total stressing time were 180 lm/m 2 and 3 h. The field-effect mobility ͑1.4-1.8 cm 2 /V s͒ and I on/off ratio ͑Ͼ10 8 ͒ were observed to be similar in both devices before the stressing experiment. The transfer curve of the BCE device exhibits a stretch-out in the subthreshold drain current region ͑10 −8 -10 −13 A͒ as well as a large negative V th shift with increasing stress time. However, the ES device exhibits a much smaller change in V th in the negative direction without any degradation in the subthreshold drain current. Figure 3a and b shows the parameter variations in the subthreshold gate swing ͑SS͒ and V th values as a function of the NBITS time for both devices. The initial SS of the BCE device is approximately 0.88 V/decade, and the SS value steadily increases up to 1.38 V/decade after the 3 h stress application, which is indicative of a deep-level trap state creation at the gate dielectric/ GIZO interface or within the GIZO bulk. 7 However, the SS value of the ES device is smaller ͑0.76 V/decade͒ and does not change with increasing stress time, suggesting that there is no trap creation at the interface or bulk of the GIZO film. The initial SS value ͑0.76 V/decade͒ of the ES device is smaller than that of the BCE device, which indicates a higher trap density in the BCE device. The superior property of the ES device compared to the BCE type is also observed in the V th data. The V th of the ES device shifts to the negative direction by ϳ0.8 V from 1.0 to 0.2 V, whereas the BCE device exhibits a larger negative V th shift ͑ϳ3.5 V͒ from Ϫ3.5 to Ϫ7.0 V after the 3 h NBITS application.
Results and Discussion
The chemical and structural properties near the back surface of the GIZO channel layer for both devices were then studied in detail. The back interfacial structure was evaluated by transmission electron microscopy ͑TEM͒. Figure 4a and b shows cross-sectional TEM images for the BCE and ES structures, respectively. A thin and rough interfacial layer in the BCE device is formed between the active channel and passivation ͑see Fig. 4a͒ , whereas in the ES structure, a smooth and clean interface structure is observed without any secondary by-product in between ͑Fig. 4b͒. From the energydispersive spectroscopy analysis, it was found that molybdenum and chlorine are present in the interfacial layer, suggesting that this undesired by-product may have formed during the RIE process of the Mo S/D electrode using Cl 2 /O 2 chemistry ͑data not shown͒. The chemical binding state of the interfacial layer was further characterized by high resolution X-ray photoelectron spectroscopy ͑XPS͒. Figure 5a and b shows the Mo 3d and Cl 2p XPS spectra of the dry-etch-related interfacial layer, respectively. The binding energy split in the Mo 3d peak suggests that the layer is composed of mainly MoO 3 with a small amount of MoCl 3 . In addition, the Cl 2p XPS spectra show the coexistence of compounds such as ZnCl n , InCl n , and MoCl n . XCl n (X=Zn, In, Mo) (b) Figure 5 . ͑Color online͒ ͑a͒ Mo 3d and ͑b͒ Cl 2p XPS peak of the film containing the dry-etch-related interfacial by-product layer.
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Electrochemical and Solid-State Letters, 13 ͑6͒ H213-H215 ͑2010͒ H214 Based on the above observations, the inferior stability of the BCE device in the light-induced NBTI is believed to result from the RIE process of the Mo S/D electrode. Although the exact mechanism for the light-enhanced V th shift under the negative gate-bias condition is not fully understood at present, a possible mechanism may be suggested as follows. Obviously, the negative V th shift cannot be attributed to the electron trapping at the channel/gate insulator interface because the electron trapping results in the positive V th shift. It is tentatively assumed that the negative V th shift would come from the hole carrier trapping at the channel/gate insulator and/or injection into the gate dielectric bulk film where the inversed hole carrier is caused by the applied negative gate voltage stress. However, it is also expected that the number of hole carriers in the negative gate voltage stress condition is extremely small because there are huge subgap density of states ͑Ͼ10 20 /cm 3 ͒ near the valence band of the GIZO film. 8 This is why the dark stability under the same gate-bias condition is much better than the stability with the light illumination. Now, if the light is irradiated on the oxide TFT device, the large amount of electron-hole pairs is created via the band-to-band transition. The photoinduced electron carrier would be repelled into the back channel by the applied negative gate voltage, which is subsequently moved to the drain electrode because the V DS of 10 V is applied during the NBTIS. In contrast, the photogenerated hole carrier is accumulated at the channel/gate insulator due to the attractive coulombic force, which can be trapped at the interfacial trap sites or injected into the underlying gate dielectric film. This may constitute the reason for the TFT with light illumination that suffered from much more enhanced V th shift compared to that without light illumination under the same bias condition. 9, 10 With a viewpoint of the suggested mechanism, it can be explained that the BCE device exhibited the inferior stability against the application of NBTIS. The defective layer that contains the dry-etch by-products for the BCE device may act as an electron-hole source upon light exposure, which generates larger hole concentrations in the channel, leading to enhanced hole trapping or injection. In fact, the MoO 3 layer is reported to act as a charge generation layer due to its smaller energy gap ͑ϳ3.0 eV͒ than GIZO and a larger gap-state density. 11, 12 In addition, the defective MoO x Cl y layer may be responsible for the initial inferior SS value of the BCE device because the gate efficiency of the TFT can be diminished by the gap-state density of the interfacial MoO x Cl y layer. Therefore, the dry etching of the S/D electrode of BCE devices should be carefully done to prevent the formation of the undesired interfacial layer.
Conclusion
In summary, the device deterioration of the BCE and ES devices under the application of NBITS was compared. Although the BCEtype device exhibited a large negative shift ͑Ϫ3.5 V͒ in V th and degradation in the SS value, the ES device showed a much better V th stability ͑Ϫ0.8 V͒ without any deterioration in the SS value, indicating no trap creation. These results suggest that the BCE device is more susceptible to the creation and subsequent trapping and/or injection of photoinduced hole carriers, which would be attributed to the formation of MoO x Cl y by-products. Therefore, it is determined that the ES configuration offers better gate-bias thermal stability against light exposure because the SiO x ES layer prevents the plasma-induced damage and suppresses the formation of interfacial by-products onto the GIZO layer during the patterning process of the S/D electrode.
